An integrated 10-Gb/s clock and data recovery circuit incorporates a LC-tank voltage-controlled oscillator, a half-rate binary phase detector and charge pump. On the basis of R.C.Walker's second-order model, and in accordance with jitter tolerance and jitter transfer, the minimum stability factor are derived in a view to determine the value of Cz and Rz finally. Accomplished circuit design in 0.13-um CMOS process, the power consumption is 210 mW from a supply voltage of 1.2V. When 10.125 Gb/s pseudorandom binary sequence is used, the jitter of the recovered clock is a peak-topeak jitter of 8 ps.
INTRODUCTION
With the development of optical fiber and multimedia communication, people have higher requirements for communication quality. Among numerous Passive Optical Network architectures, 10Gbit/s Ethernet Passive Optical Network (EPON) in IEEE 802.3av protocol is one of the most popular architectures [1] . CDR is the most important module in 10G-EPON, and there are multiple approaches to completing the module function, such as PLL-Based CDR [2] [3] [4] , PI-Based CDR [5] , Injection Locking [6, 7] , Gated VCO [8] , Oversampling [9] . Among it, based on difference of PD in PLL structure, it is divided into structures of binary phase detector [10] and linear phase detector. The former has higher gains and has inhibited periodic jitter, but due to the nonlinear structure of PD, thus it is difficult to analyze and design. At present, there have been two classic analysis models used to deal with CDR of this kind of structure, one of which is based on the Jri. Lee's [11, 12] piecewise linear model of large-signal, and another one is R.C. Walker's [13] △-∑ model. The former is mainly used for relatively rough estimation, while the latter can calculate the upper limit of maximum capacitance value that module requires.
In this paper, on the basis of R.C. Walker's second-order △-∑ model, and requirements of jitter tolerance and jitter transfer in 802.3av protocol, derives the minimum stability factor and the scope of stepped frequency, then coupled with charge pump current and the gain of VCO, calculates the minimum value Cz and the resistance Rz so as to complete circuit design.
CDR LOOP ANALYSIS

CDR Architecture
The CDR architecture includes a bang-bang PD, a charge pump, a low pass filter and an integrated LC-tank VCO, as shown in Fig. (1) . The second-order CDR [13] can be rendered into a block diagram for analysis as shown in Fig. (2) . !" , is defined as the difference between the data frequency and the VCO frequency. And the same time, the incoming data signal has a zero mean phase jitter of !(t) .
It
can be got from 
As can be seen from the Fig. (2) , it contains the integral frequency control loop and the proportional phase control loop. The output voltage of the former makes that output frequency of the VCO has changed ! int on the basis of its free oscillation frequency. Therefore, the second -order CDR can dynamically track the change of input frequency, which broadens the frequency-locking range of CDR loop.
Stability Factor
The loop phase change in one update time due to the proportional connection is ! bb = " bb t n = # K vco t n . The phase change due to the integral branch is
The ratio of these two is the stability factor of the loop
The integral frequency control loop has increased the risk of the stability of loop, which may result in the over-shoot of output phase ! v (t) . In order to ensure the stability of second-order CDR loops, R. C. Walker requires as to the stability factor of the loops, and at this point, the impact of proportion circuit on the output phase ! v (t) has been predominated.
Assuming that the second-order CDR loop is locked at first, then a step signal ! step is given to the phase of the input data ! d (t) , and the loop can't track the change of input phase.
At this moment, PD outputs 1 continuously. Output phase
! v (t) in time domain is given by
After t 1 , as long as the proportional phase control loop plays a main role, there won't be over-shoot of phase in system, thereby
The minimum value of the stability factor is solved when over-shoot of phase phenomenon never occurs in system. The minimum value of the stability factor is given by
The Jitter Tolerance
According to the stability factor of the loop , R. C. Walker has derived the condition when slope overload never occurs in second-order loop
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Charge Pump Fig. (2) . ∆-Σ Model of second-order CDR.
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The Open Automation and Control Systems Journal, 2015, Volume 7 2059 Assumed that the frequency of input data does not change, but it is modulated by a sine signal in input phase !(t) , and the input phase !(t) = m j sin(2" f j t n + ! j ) is namely sine jitter. Where j m is amplitude of sinusoidal jitter; j f is the frequency of jitter; ! j is its initial phase. Supposed that the condition of the jitter tolerance is that slope overload doesn't occur in system, it can be obtained that
Generally speaking, | s |>> 2 / ! , equivalently, by
The Jitter Transfer
When slope overload doesn't occur in the system, the output phase of the second-order CDR loop can accurately track the change of input phase. Similarly, assumed that slope overload just occur in the system, the loop bandwidth is namely the bandwidth of jitter transfer, BW JT = ! bb_ JT / 2" m j . Based on the fact that the loop bandwidth of design circuit is required to be smaller than the bandwidth of the jitter transfer curve, can be derived that
CIRCUIT DESIGN
Phase Detector
Phase detector can be classified into linear PDs and Binary PDs. Because the former generate a linearly propor-tional output with phase error, it is less suitable for high speed circuit. Binary PDs only care about the phase lead or the phase lag, producing a positive or negative value at their output. Therefore, a half-rate binary PD was applied. The block diagram of the phase detector circuit is shown in Fig.  (3) . The data rate of CDR arrives to 10Gbps, so the DFF and other high speed parts both were implemented in current mode logic (CML).
PD received four clock signals form PLL. D0, D90 and D180 constitute the first set of sampling data three times in succession, and after exclusive-OR gate of XOR1 and XOR2, UP1 and DN1 signal outputted respectively. The signals of UP2 and DN2 are outputted in the same way. Double edge trigger (DEFF) is composed of two flip-latches and a demultiplexer, and solved the error of output because of signal delay. Finally, UP is outputted by signals of UP1 and UP2 after passing through DEFF1, while DN is outputted by signals of DN1 and DN2 after passing through DEFF2. Because operations of separate half-rate clock signals of CK0 and CK90 are implemented twice on DEFF1 and DEFF2 in one clock period, the update frequency of their output signal of UP and DN exactly the same as the full rate of Alexander phase discriminator. Fig. (4) shows the implementation of the differential charge pump. To be robust against supply and substrate noise, differential architecture was chose. The entire same discharge and charge circuit is achieved by symmetric pump circuit. When the signal of DN+ or UP+ change from open state to closed state, parasitic capacitance of points of A and B causes slower rise of their electrical level, slowing down the operating speed of the circuit. A current mirror with smaller current value can be added to avoid this situation.
Charge Pump
When the CDR is locked, at this time, the PD circuit generates no pulses, the filter capacitance are discharged by the impedances of the current sources and by currents caused by current source mismatches. To reduce both effects, the cascode current sources used, at the same time, M1 and M2 need to choose a large dimension. The variations of Vth may result in current source mismatches and Vth are roughly proportional to the square root of the gate area. So a large gate area can reduce current mismatch.
Loop Filter
The performance of CDR loop is decided by loop filter. Through the above analysis of CDR second-order loop, and according to the jitter requirements by agreement, stepped frequency ! bb and stability factor ζ , coupled with the current I cp of CP and the gain K vco of VCO can be obtained. By ! bb = " K vco = I cp R z K vco and ! = " bb / " int = 2# / K cp t n , the parameters of the loop filter are given by
VCO
The design of the VCO directly impacts the jitter performance and the reproducibility of the CDR circuit. A ring oscillator is easy design and low-cost but it is difficult to achieve a potentially lower jitter. To reduce phase noise, LC topologies was apply. satisfied. At the same time, rising edge of output waveform is more symmetrical with its falling edge, because the PD is half rate, Parallel-coupled can achieve the clock output of quadrature phase. A capacitance is connected in parallel with tail current source to reduce the amplitude of even-order harmonic.
SIMULATION RESULT
The CDR circuit has been designed in a 0.13 um CMOS process. The circuit mismatch of charge pump show in Fig.  (6) . The CP output voltage form 0.43V to 0.78V when mismatch current less than 1uA.
VCO is an extremely significant module in CDR, and its jitter performance is directly related to the recovered data. The simulation curve of phase noise of VCO is shown in Fig.  (7) , the center frequency of 5.1 GHz, the phase noise at 1 MHZ of -115.3dBc/Hz.
The CDR was simulated with a pseudo-random bit sequence (PRBS) of length 2 23 ! 1 . The rate of input data is 10 G/s. The eye diagram of clock signal recovered by CDR is as shown in Fig. (8) , with a peak -to -peak jitter of 8ps. Fig. (6) . Simulated Current mismatch of CP. Fig. (7) . Simulated Phase Noise of VCO.
